深圳芯片解密研究所系国内IC解密行业的鼻祖
24小时咨询电话:189-2383-0090

当前位置:首页>可解IC库 >> SST89E516RD2解密

SST89E516RD2解密

    深圳芯片解密研究所自成立以来长期专注于各类IC解密、单片机解密、芯片解密、DSP解密、CPLD解密等技术研究领域,目前不仅在系列简单型IC芯片解密领域的技术手法已经相当成熟,而且在针对多个系列疑难型IC解密的技术研究中取得重大突破,可以提供近五十个系列的高效可靠的解密服务。
    这里,我们提供对SST89E516RD2单片机的基本介绍供客户及解密工程师参考借鉴,有SST89E516RD2解密需求者欢迎与我们联系咨询详情
    芯片解密咨询电话:0755-82816682,82815425
    咨询QQ:582614144 ,840933209
    Email:
xingu2010@126.com
    关于SST89E516RD2单片机
    The SST89E5xxRD2 and SST89V5xxRD2 are members of the FlashFlex51 family of 8-bit microcontroller products designed and manufactured with SST’s patented and proprietary SuperFlash CMOS semiconductor process technology. The split-gate cell design and thick-oxide tunneling injector offer significant cost and reliability benefits for SST’s customers. The devices use the 8051 instruction set and are pin-for-pin compatible with standard 8051 microcontroller devices.
  The devices come with 16/24/40/72 KByte of on-chip flash EEPROM program memory which is partitioned into 2 independent program memory blocks. The primary Block 0 occupies 8/16/32/64 KByte of internal program memory space and the secondary Block 1 occupies 8 KByte of internal program memory space.
  The 8-KByte secondary block can be mapped to the lowest location of the 8/16/32/64 KByte address space; it can also be hidden from the program counter and used as an independent EEPROM-like data memory.
  In addition to the 16/24/40/72 KByte of EEPROM program memory on-chip, the devices can address up to 64 KByte of external program memory. In addition to 1024 x8 bits of on-chip RAM, up to 64 KByte of external RAM can be addressed.
  The flash memory blocks can be programmed via a standard 87C5x OTP EPROM programmer fitted with a special adapter and the firmware for SST’s devices. During poweron reset, the devices can be configured as either a slave to an external host for source code storage or a master to an external host for an in-application programming (IAP) operation.
  The devices are designed to be programmed in-system and in-application on the printed circuit board for maximum flexibility. The devices are pre-programmed with an example of the bootstrap loader in the memory, demonstrating the initial user program code loading or subsequent user code updating via the IAP operation. The sample bootstrap loader is available for the user’s reference and convenience only; SST does not guarantee its functionality or usefulness. Chip-Erase or Block-Erase operations will erase the pre-programmed sample code.