深圳芯片解密研究所系国内IC解密行业的鼻祖
24小时咨询电话:189-2383-0090

当前位置:首页>可解IC库 >> SST89C58RC芯片解密

SST89C58RC芯片解密

    SST89C58RC芯片解密需求者请直接与深圳芯片解密研究所联系咨询详情。我们多年来长期专注于各类IC解密、单片机解密、芯片解密技术研究,目前已经在多达近五十个系列的IC芯片解密领域取得重大技术突破,我们针对每一颗芯片均经过多次反复实验,可以为每一颗芯片提供最可靠的解密方案。
    SST89C58RC芯片解密详情请咨询
    芯片解密咨询电话:0755-82816682,82815425
    咨询QQ:582614144 ,840933209
    Email:
xingu2010@126.com
    关于SST89C58RC芯片:
    SST89C58 are members of the FlashFlex51 family of 8-bit microcontrollers. The FlashFlex51 family is a family of embedded microcontroller products designed and manufactured on the state-of-the-art SuperFlash CMOS semiconductor process technology.
  As a member of the FlashFlex51 controller family, the SST89C58 uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with standard 8xC5x microcontroller devices.
SST89C58 comes with 20/36 KByte of integrated on-chip flash EEPROM program memory using the patented and proprietary Silicon Storage Technology, Inc. (SST) CMOS SuperFlash EEPROM technology with the SST field enhancing tunneling injector split-gate memory cells. The SuperFlash memory is partitioned into 2 independent program memory blocks. The primary SuperFlash Block 0 occupies 16/32 KByte of internal program memory space and the secondary SuperFlash Block 1 occupies 4 KByte of SST89C58’s internal program memory space. The 4 KByte secondary SuperFlash block can be mapped to the highest or lowest location of the 64 KByte address space; it can also be hidden from the program counter and used as an independent EEPROM-like data memory. The flash memory blocks can be programmed via a standard 87C5x OTP EPROM programmer fitted with a special adapter and firmware for SST89C58 devices. During the power-on reset, the SST89C58 can be configured as a master for source code storage or as a slave to an external host for In-Application Programming (IAP) operation. SST89C54/58 is designed to be programmed “In-System” and “In-Application” on the printed circuit board for maximum flexibility.
  The device is pre-programmed with a sample bootstrap loader in the memory (see Note 1), demonstrating the initial user program code loading or subsequent user code updating via the “IAP” operation.