深圳芯片解密研究所系国内IC解密行业的鼻祖
24小时咨询电话:189-2383-0090

当前位置:首页>可解IC库 >> ATMEL单片机解密 >> AT91SAM7X256解密

AT91SAM7X256解密

    AT91SAM7X256解密请联系深圳权威的单片机解密/IC解密研究机构与技术服务单位——深圳芯片解密研究所旗下深圳芯片解密研究所。
    深圳芯片解密研究所是目前深圳技术实力最强,IC解密服务范围最广,技术研究成果最多的技术研究服务单位。研究所拥有长达17年的解密技术攻关历史,主攻单片机解密(MCU解密)、专用IC解密、芯片解密、PLD芯片解密、CPLD芯片解密、FPGA解密、DSP芯片解密、ARM芯片解密,软件解密,单片机软硬件开发等技术研究,在MCU/CPLD/SPLD/PLD芯片解密技术的领域积累了丰富的开发经验。
    有AT91SAM7X256解密需求者请直接与我们联系:
    芯片解密咨询电话:086-0755-33348608,82816682
    咨询QQ:582614144
    Email:
boxsale@126.com
  The AT91SAM7X256 is a Flash microcontroller with integrated Ethernet, USB and CAN interface, based on the 32-bit ARM7TDMI RISC processor. It features 256K bytes of embedded high-speed Flash with sector lock capabilities and a security bit, and 64K bytes of SRAM. The integrated proprietary SAM-BA Boot Assistant enables in-system programming of the embedded Flash.
Its extensive peripheral set includes a USB 2.0 Full Speed Device Port, Ethernet MAC 10/100 base T, CAN 2.0A and 2.0B compliant Controller, USARTs, SPI, SSC, TWI and an 8-channel 10-bit ADC. Its Peripheral DMA Controller channels eliminate processor bottlenecks during peripheral-to-memory transfers. Its System Controller manages interrupts, clocks, power, time, debug and reset, significantly reducing the external chip count and minimizing power consumption. In industrial temperature, worse case conditions the maximum clock frequency is 55MHz. Typical core supply is 1.8V, I/Os are supplied at 1.8V or 3.3V and are 5V tolerant. An integrated Voltage Regulator permits single supply at 3.3V. The AT91SAM7X256 is supplied in a 100-lead LQFP Green package. It is supported by an Evaluation Board and extensive application development tools. The AT91SAM7X256 is a general-purpose microcontroller, particularly suited to real-time embedded control applications that require USB connectivity as well as Ethernet, CAN and/or ZigBee networking.
  AT91SAM7X256 特性
  Incorporates the ARM7TDMI? ARM? Thumb? Processor
  – High-performance 32-bit RISC Architecture
  – High-density 16-bit Instruction Set
  Leader in MIPS/Watt
  – EmbeddedICE? In-circuit Emulation, Debug Communication Channel Support
  Internal High-speed Flash
  – 512 Kbytes (AT91SAM7X512) Organized in Two Banks of 1024 Pages of
  256 Bytes (Dual Plane)
  – 256 Kbytes (AT91SAM7X256) Organized in 1024 Pages of 256 Bytes (Single Plane)
  – 128 Kbytes (AT91SAM7X128) Organized in 512 Pages of 256 Bytes (Single Plane)
  Single Cycle Access at Up to 30 MHz in Worst Case Conditions
  Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
  Page Programming Time: 6 ms, Including Page Auto-erase,
  Full Erase Time: 15 ms
  10,000 Write Cycles, 10-year Data Retention Capability,
  Sector Lock Capabilities, Flash Security Bit
  Fast Flash Programming Interface for High Volume Production
  Internal High-speed SRAM, Single-cycle Access at Maximum Speed
  – 128 Kbytes (AT91SAM7X512)
  – 64 Kbytes (AT91SAM7X256)
  – 32 Kbytes (AT91SAM7X128)
  Memory Controller (MC)
  – Embedded Flash Controller, Abort Status and Misalignment Detection
  Reset Controller (RSTC)
  – Based on Power-on Reset Cells and Low-power Factory-calibrated Brownout
  Detector
  – Provides External Reset Signal Shaping and Reset Source Status
  Clock Generator (CKGR)
  – Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL
  Power Management Controller (PMC)
  – Power Optimization Capabilities, Including Slow Clock Mode (Down to 500 Hz) and
  Idle Mode
  – Four Programmable External Clock Signals
  Advanced Interrupt Controller (AIC)
  – Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
  – Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt
  Protected
  Debug Unit (DBGU)
  – 2-wire UART and Support for Debug Communication Channel interrupt,
  Programmable ICE Access Prevention
  Periodic Interval Timer (PIT)
  – 20-bit Programmable Counter plus 12-bit Interval Counter
  Windowed Watchdog (WDT)
  – 12-bit key-protected Programmable Counter
  – Provides Reset or Interrupt Signals to the System
  – Counter May Be Stopped While the Processor is in Debug State or in Idle Mode
  Real-time Timer (RTT)
  32-bit Free-running Counter with Alarm
  Runs Off the Internal RC Oscillator
  Two Parallel Input/Output Controllers (PIO)
  Sixty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
  Input Change Interrupt Capability on Each I/O Line
  Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output
  Thirteen Peripheral DMA Controller (PDC) Channels
  One USB 2.0 Full Speed (12 Mbits per second) Device Port
  On-chip Transceiver, 1352-byte Configurable Integrated FIFOs
  One Ethernet MAC 10/100 base-T
  Media Independent Interface (MII) or Reduced Media Independent Interface (RMII)
  Integrated 28-byte FIFOs and Dedicated DMA Channels for Transmit and Receive
  One Part 2.0A and Part 2.0B Compliant CAN Controller
  Eight Fully-programmable Message Object Mailboxes, 16-bit Time Stamp Counter
  One Synchronous Serial Controller (SSC)
  Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
  I2S Analog Interface Support, Time Division Multiplex Support
  High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
  Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)
  Individual Baud Rate Generator, IrDAInfrared Modulation/Demodulation
  Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
  Full Modem Line Support on USART1
  Two Master/Slave Serial Peripheral Interfaces (SPI)
  8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
  One Three-channel 16-bit Timer/Counter (TC)
  Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel
  Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
  One Four-channel 16-bit Power Width Modulation Controller (PWMC)
  One Two-wire Interface (TWI)
  Master Mode Support Only, All Two-wire Atmel EEPROMs and I2C Compatible Devices Supported
  One 8-channel 10-bit Analog-to-Digital Converter, Four Channels Multiplexed with Digital I/Os
  SAM-BABoot Assistance
  Default Boot program
  Interface with SAM-BA Graphic User Interface
  IEEE1149.1 JTAG Boundary Scan on All Digital Pins
  5V-tolerant I/Os, Including Four High-current Drive I/O lines, Up to 16 mA Each
  Power Supplies
  Embedded 1.8V Regulator, Drawing up to 100 mA for the Core and External Components
  3.3V VDDIO I/O Lines Power Supply, Independent 3.3V VDDFLASH Flash Power Supply
  1.8V VDDCORE Core Power Supply with Brownout Detector
  Fully Static Operation: Up to 55 MHz at 1.65V and 85°C Worst Case Conditions
  Available in 100-lead LQFP Green and 100-ball TFBGA Green Packages